PARTNERSHIPS

Chiplet Alliance Puts US Packaging Back in Play

Intel's expanding chiplet alliance boosts US packaging capacity and accelerates multi die innovation with new support for UCIe interoperability

18 Nov 2025

Layered chiplet and semiconductor graphics illustrating advanced multi die packaging technology.

The United States is moving to rebuild advanced semiconductor packaging after years of activity shifting to Asia, with Intel’s Foundry Chiplet Alliance emerging as a central effort to coordinate the work. 

Chiplets, smaller semiconductor blocks combined to form a full processor, have gained prominence as demand from artificial intelligence, automotive systems and cloud computing accelerates. The approach can cut costs and raise performance but depends on smooth communication between the individual components, pushing advanced packaging from a specialised technique to a strategic priority.

Siemens, through its electronic design automation unit, and QuickLogic have joined Intel to tighten the process of designing, verifying and packaging chiplets. The companies said closer coordination could reduce errors and shorten development cycles in markets where product requirements change quickly. A Siemens representative said early alignment helps complex devices “land cleanly on the first pass”. QuickLogic said shared tools allow smaller firms to pursue projects that previously seemed difficult to execute.

Interoperability remains a core focus. The alliance has publicly backed UCIe, a standard for linking chiplets, a move highlighted in QuickLogic’s recent update. Supporters say a common interface would let companies combine components from different suppliers without redesigning each connection.

The initiative carries broader strategic weight. Most advanced packaging capacity remains concentrated in Asia, exposing US companies to long supply chains despite recent federal subsidies to expand domestic chip production. Industry executives warn that packaging could become a bottleneck unless local capability expands alongside fabrication.

Analysts say the alliance could draw in more materials and manufacturing partners as interest grows in chiplet based architectures. For now, participation is rising. If the group can simplify development and strengthen US packaging capacity, it may influence competitive dynamics in the next phase of semiconductor innovation.

Latest News

  • 26 Feb 2026

    Beneath the Surface of the CHIPS Act
  • 24 Feb 2026

    Silicon Catalyst Expands Quantum Playbook
  • 16 Feb 2026

    Can Cadence’s New Ecosystem Accelerate AI Silicon?
  • 13 Feb 2026

    AI Digital Twins Race to Boost Chip Yields

Related News

Semiconductor chip featuring US flag on motherboard

REGULATORY

26 Feb 2026

Beneath the Surface of the CHIPS Act
Advanced processor chip on PCB representing semiconductor innovation

PARTNERSHIPS

24 Feb 2026

Silicon Catalyst Expands Quantum Playbook
Arm Cortex CPU chip displayed on circuit board representing AI silicon

INSIGHTS

16 Feb 2026

Can Cadence’s New Ecosystem Accelerate AI Silicon?

SUBSCRIBE FOR UPDATES

By submitting, you agree to receive email communications from the event organizers, including upcoming promotions and discounted tickets, news, and access to related events.